


5V, 500mA low drop voltage regulator

Datasheet - production data

Features

Max DC supply voltage	Vs	40V
Max output voltage tolerance	ΔV_0	+/-2%
Max dropout voltage	V_{dp}	500mV
Output current	I ₀	500mA
Quiescent current	I _{qn}	3μA ⁽¹⁾

- 1. Typical value with regulator disabled
- Operating DC supply voltage range 5.6V to 31V
- Low dropout voltage
- Low quiescent current consumption
- Reset circuit sensing of output voltage down to 1 V
- Programmable reset pulse delay with external capacitor
- Programmable watchdog^(a) timer with external capacitor
- Thermal shutdown and short circuit protection
- Wide temperature range (T_i = -40 °C to 150 °C)
- Enable^(a) input for enabling/disabling the voltage regulator



Description

L4995 is a family of monolithic integrated 5 V voltage regulators with a low drop voltage at currents of up to 500 mA, available in both 12 and 24 pin packages.

The output voltage regulating element consists of a p-channel MOS and regulation is performed regardless of input voltage transients of up to 40V.

The high precision of the output voltage is obtained using a pre-trimmed reference voltage. The L4995 family is protected against short circuit and overtemperature protection switches off the devices in the case of extremely high power dissipation. The L4995 integrates the watchdog, enable and externally programmable reset circuits. The L4995A features the externally programmable reset and enable. Finally the L4995R features the externally programmable reset.

The combination of such features makes this device particularly flexible and suitable to supply microprocessor systems in automotive applications.

Table 1. Device summary

	Order codes					
Package	-	Tube	Tape and reel			
PowerSSO-12 (exposed pad)	L4995J - L4995AJ - L4995RJ		L4995JTR - L4995AJTR - L4995RJTR			
PowerSSO-24 (exposed pad)	L4995K - L4995AK - L4995RK		L4995KTR - L4995AKTR - L4995RKT			
P/N	Watchdog	Reset	Enable			
L4995J - L4995K	X	X	X			
L4995AJ - L4995AK	-	Х	X			
L4995RJ - L4995RK	-	Х	-			

a. Watchdog and Enable facilities are available according to Device summary table.

Contents L4995

Contents

1	Bloo	k diagrams and pins descriptions 5
2	Elec	trical specifications 8
	2.1	Absolute maximum ratings
	2.2	Thermal data 9
	2.3	Electrical characteristics
	2.4	Electrical characteristics curves
	2.5	Test circuit and waveforms plot
		2.5.1 Load regulation
3	Арр	lication information17
	3.1	Voltage regulator
	3.2	Reset
	3.3	Watchdog
4	Pacl	kage and PCB thermal data
	4.1	PowerSSO-12 thermal data
	4.2	PowerSSO-24 thermal data
5	Pacl	kage and packing information
	5.1	ECOPACK [®] 26
	5.2	PowerSSO-24 mechanical data
	5.3	PowerSSO-12 packing information
	5.4	PowerSSO-24 packing information
6	Revi	sion history 32

L4995 List of tables

List of tables

Table 1.	Device summary	1
Table 2.	Pins descriptions	6
Table 3.	Absolute maximum ratings	8
Table 4.	Thermal data	
Table 5.	General	9
Table 6.	Reset	
Table 7.	Watchdog	
Table 8.	Enable	11
Table 9.	PowerSSO-12 thermal parameter	
Table 10.	PowerSSO-24 thermal parameter	
Table 11.	PowerSSO-12 mechanical data	
Table 12.	PowerSSO-24 mechanical data	29
Table 13.	Document revision history	32

List of figures L4995

List of figures

Figure 1.	Block diagram of L4995	. 5
Figure 2.	Block diagram of L4995A	. 5
Figure 3.	Block diagram of L4995R	
Figure 4.	Pins configurations (L4995)	. 7
Figure 5.	Output voltage vs T _i	12
Figure 6.	Output voltage vs V_S	12
Figure 7.	Drop voltage vs output current	12
Figure 8.	Current consumption vs output current	12
Figure 9.	Current consumption vs input voltage	12
Figure 10.	Current limitation vs T _i	
Figure 11.	Current limitation vs input voltage	13
Figure 12.	Short circuit current vs input voltage	13
Figure 13.	Output voltage vs enable voltage	13
Figure 14.	$V_{En\ high}\ vs\ T_{j}\ \dots$	13
Figure 15.	$V_{EN} \stackrel{\circ}{LOW} vs \stackrel{\circ}{T_i} \dots \dots$	13
Figure 16.	V _{Rhth} vs T _i	
Figure 17.	V_{Rlth} vs T_{j}	
Figure 18.	V_{whth} vs \dot{T}_{j}	
Figure 19.	V _{wlth} vs T _j	
Figure 20.	I _{cr} and I _{cwc} vs T _i	14
Figure 21.	I _{dr} and I _{cwd} vs T _i	14
Figure 22.	T_{wop} vs T_{j}	14
Figure 23.	PSRR	
Figure 24.	Load regulation test circuit	
Figure 25.	Maximum load variation response	16
Figure 26.	L4995 application schematic ⁽¹⁾	17
Figure 27.	Stability region ⁽¹⁾	
Figure 28.	Behavior of output current versus regulated voltage Vo	
Figure 29.	Reset timing diagram	
Figure 30.	Watchdog timing diagram	
Figure 31.	PowerSSO-12 PC board ⁽¹⁾	
Figure 32.	Rthj-amb vs PCB copper area in open box free air condition	
Figure 33.	PowerSSO-12 thermal impedance junction ambient single pulse	21
Figure 34.	Thermal fitting model of Vreg in PowerSSO-12	
Figure 35.	PowerSSO-24 PC board ⁽¹⁾	
Figure 36.	Rthj-amb vs PCB copper area in open box free air condition	
Figure 37.	PowerSSO-24 thermal impedance junction ambient single pulse	
Figure 38.	Thermal fitting model of V _{reg} in PowerSSO-24	24
Figure 39.	PowerSSO-12 package dimensions	
Figure 40.	PowerSSO-24 package dimensions	
Figure 41.	PowerSSO-12 tube shipment (no suffix)	
Figure 42.	PowerSSO-12 tape and reel shipment (suffix "TR")	
Figure 43.	PowerSS0-24 tube shipment (no suffix)	
Figure 11	PowerSSO-24 tane and real shipment (suffix "TR")	21

1 Block diagrams and pins descriptions

Figure 1. Block diagram of L4995





Figure 2. Block diagram of L4995A



Vs Start up Voltage Reservice 100mV (†) Vo Voltage Reservice Reser

Figure 3. Block diagram of L4995R


Table 2. Pins descriptions

Table 2.	Pilis descrip	סווטווס	
Pin name	PowerSSO-12 pin #	PowerSSO-24 pin #	Function
E _n	1	13, 14, 15	Enable input (L4995 and L4996A only, otherwise not connected). If high regulator, watchdog and reset are operating. If low regulator, watchdog and reset are shutdown. Connect to Vs if not used.
NC	2, 4, 8	3, 5, 6, 9, 11	Not connected.
GND	3	16, 17, 18	Ground reference.
-	TAB	TAB, 1, 12	Substrate of the chip: connect the pins or the TAB to GND.
R _{es}	5	19, 20, 21	Reset output. It is pulled down when output voltage goes below V_{o_th} or frequency at Wi is too low. Leave floating if not used.
V _{cr}	6	22, 23, 24	Reset timing adjust. A capacitor between $V_{\rm cr}$ pin and GND. Sets the reset delay time (trd). Leave floating if Reset is not used.
V _{cw}	7	2	Watchdog timer adjust (L4995 only, otherwise not connected). A capacitor between $V_{\rm cw}$ pin and GND. Sets the time response of the watchdog monitor.

Table 2. Pins descriptions (continued)

Pin name	PowerSSO-12 pin #	PowerSSO-24 pin #	Function
Wi	9	4	Watchdog input (L4995 only, otherwise not connected). If the frequency at this input pin is too low, the Reset output is activated.
V _{os}	10	7	Regulator voltage output sensing.
V _o	11	8	5 voltage regulator output. Block to ground with a capacitor >100nF (needed for regulator stability).
V _S	12	10	Supply voltage. Block to ground directly at V _S pin with a ceramic capacitor (e.g. 200nF).

Figure 4. Pins configurations (L4995)



2 Electrical specifications

2.1 Absolute maximum ratings

Stressing the device above the rating listed in the "Absolute maximum ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 3. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{Vsdc}	DC supply voltage	- 0.3 to 40	V
I _{Vsdc}	Input current	Internally limited	
V _{Vo} ⁽¹⁾	DC output voltage	- 0.3 to 6	V
I _{Vo}	DC output current	Internally limited	
V _{Wi}	Watchdog input voltage	-0.3 to V _{Vo} + 0.3	V
V _{od}	R _{es} output voltage	-0.3 to V _{Vo} + 0.3	V
I _{od}	R _{es} output current	Internally limited	
V _{cr}	V _{cr} voltage	- 0.3 to V _{Vo} + 0.3	V
V _{cw}	Watchdog delay voltage	- 0.3 to V _{Vo} + 0.3	V
V _{En}	Enable input	- 0.3 to V _{Vsdc} +0.3	V
Tj	Junction temperature	- 40 to 150	С
V _{ESD}	ESD voltage level (HBM-MIL STD 883C)	± 2	kV
V _{ESD}	ESD voltage level (CDM AEC-Q100-011)	750	V

Using the typical application schematic with Cout= 10 μF and lout=0 A, when the regulator is switched-on, an overshoot exceeding 6 V could occur. This behavior does not impact the reliability of the regulator.

2.2 Thermal data

For details, please refer to Section 4.1: PowerSSO-12 thermal data and Section 4.2: PowerSSO-24 thermal data.

Table 4. Thermal data⁽¹⁾

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance Junction to Case: PowerSSO-12 PowerSSO-24	5 4	°K/W °K/W
R _{thj-amb}	Thermal resistance Junction to Ambient: PowerSSO-12 PowerSSO-24	52 38	°K/W

The values quoted are for PCB 77mm x 86mm x 1.6mm, FR4, double layer; Copper thickness 0.070mm Copper area 3cm2 Thermal Vias, Thermal vias separation 1.2 mm, Thermal via diameter 0.3 mm +/- 0.08 mm, Cu thickness on vias 0.025 mm.

2.3 Electrical characteristics

Values specified in this section are for V_s = 5.6V to 31V, T_j = -40 °C to +150 °C unless otherwise stated.

Table 5. General

Pin	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _o	V _{o_ref}	Output voltage	$V_S = 5.6 \text{ to } 31V$ $I_O = 0 \text{ to } 500\text{mA}$	4.9	5.00	5.1	V
V _o	I _{short}	Short circuit current	$V_{S} = 13.5V^{(1)}$	550	800	1050	mA
V _o	I _{lim} ⁽²⁾	Output current limitation	$V_{S} = 13.5V^{(1)}$	600	900	1250	mA
V _S , V _o	V _{line}	Line regulation voltage	$V_S = 5.6 \text{ to } 31V$ $I_o = 0 \text{ to } 500\text{mA}$			25	mV
V _o	V _{load}	Load regulation voltage	I _o = 0 to 500mA			25	mV
V _S , V _o	V _{dp} ⁽³⁾	Drop voltage	I _o = 400mA		270	500	mV
V _S , V _o	SVR	Ripple rejection	f _r = 100 Hz ⁽⁴⁾	55			dB
V _S , V _o	I _{qs}	Current consumption with regulator disabled	$V_S = 13.5V$, $E_n = low$		3	10	μΑ
V _S , V _o	I _{qn_1}	Current consumption with regulator enabled	$V_S = 13.5V,$ $I_O < 1 mA,$		90	160	μΑ
V _S , V _o	I _{qn_50}	Current consumption with regulator enabled	$V_S = 13.5V,$ $I_0 = 50mA,$		290	400	μΑ

Table 5. General (continued)

Pin	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _S , V _o	I _{qn_150}	Current consumption with regulator enabled	$V_S = 13.5V,$ $I_0 = 150mA,$		740	1000	μΑ
V _S , V _o	I _{qn_250}	Current consumption with regulator enabled	$V_S = 13.5V$, $I_o = 250 \text{mA}$,		1	1.4	mA
V _S , V _o	I _{qn_500}	Current consumption with regulator enabled	$V_S = 13.5V$, $I_0 = 500 \text{mA}$,		2.1	2.7	mA
	T _w	Thermal protection temperature		150		190	°C
	T _{w_hy}	Thermal protection temperature hysteresis			10		°C

^{1.} See *Figure 28*.

Table 6. Reset

Pin	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
R _{es}	V _{res_I}	Reset output low voltage	$R_{\text{ext}} = 5k\Omega \text{ to } V_{\text{o}},$ $V_{\text{o}} > 1V$			0.4	V
R _{es}	I _{Res_lkg}	Reset output high leakage current	V _{Res} = 5V			1	μΑ
R _{es}	R _{Res}	Pull up internal resistance (versus V ₀)		10	20	40	kΩ
R _{es}	V _{o_th}	V _o out of regulation threshold	$V_S = 5.6 \text{ to } 31V$ $I_O = 1 \text{ to } 500\text{mA}$	6%	8%	10%	below V _{o_ref}
V _{cr}	V _{Rlth}	Reset delay circuit low threshold	V _S = 13.5V	10%	13%	16%	V _{o_ref}
V _{cr}	V_{Rhth}	Reset delay circuit high threshold	V _S =13.5V	44%	47%	50%	V _{o_ref}
V _{cr}	I _{cr}	Charge current	V _S = 13.5V	8	15	30	μΑ
V _{cr}	l _{dr}	Discharge current	V _S = 13.5V	8	15	30	μΑ
R _{es}	T _{rr}	Reset reaction time ⁽¹⁾	$V_0 = V_{o_th} - 100 \text{mV}$	100	250	700	μs
R _{es}	T _{rd}	Reset delay time	$V_S = 13.5V,$ $C_{tr} = 47nF$	13	39	70	ms

When V_o becomes lower than 4V, the reset reaction time decreases down to 2µs assuring a faster reset condition in this particular case.

10/35 Doc ID 13103 Rev 12

^{2.} Measured output current when the output voltage has dropped 100mV from its nominal value obtained at Vs=13.5V and I_0 = 250mA.

^{3.} Vs-V $_0$ measured when the output voltage has dropped 100mV from its nominal value obtained at Vs=13.5V and I $_0$ = 250mA.

^{4.} Guaranteed by design.

Table 7. Watchdog

Pin	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
Wi	Vih	Input high voltage	V _S = 13.5V	3.5			V
W _i	Vil	Input low voltage	V _S = 13.5V			1.5	٧
Wi	Vih	Input hysteresis	V _S = 13.5V		500		mV
Wi	I _{wi}	Pull down current	V _S = 13.5V V _{wi} = 3.5V		6	10	μΑ
V _{cw}	V _{wlth}	Low threshold	V _S = 13.5V	10%	13%	16%	V _{o_ref}
V _{cw}	V _{whth}	High threshold	V _S = 13.5V	44%	47%	50%	V _{o_ref}
V _{cw}	I _{cwc}	Charge current	$V_S = 13.5V,$ $V_{cw} = 0.1V$	5	10	20	μΑ
V _{cw}	I _{cwd}	Discharge current	$V_S = 13.5V,$ $V_{cw} = 2.5V$	1.25	2.5	5	μΑ
V _{cw}	T _{wop}	Watchdog period	$V_S = 13.5V,$ $C_{tw} = 47nF$	20	40	80	ms
R _{es}	t _{wol}	Watchdog output low time	$V_S = 13.5V,$ $C_{tw} = 47nF$	4	8	16	ms

Table 8. Enable

Pin	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
E _n	V _{En_low}	E _n input low voltage				1	V
E _n	V _{En_high}	E _n input high voltage		3			V
E _n	V _{En_hyst}	E _n input hysteresis			830		mV
E _n	I _{En}	Pull down current	V _S = 13.5V		10	18	μΑ

2.4 Electrical characteristics curves

Figure 5. Output voltage vs Ti




Figure 6. Output voltage vs V_S





Figure 7. Drop voltage vs output current

Figure 8. Current consumption vs output current








Figure 9. Current consumption vs input voltage


Figure 10. Current limitation vs T_j





12/35

Figure 11. Current limitation vs input voltage Figure 12. Short circuit current vs input voltage







Figure 13. Output voltage vs enable voltage Fig






Figure 15. V_{EN_LOW} vs T_j




Figure 16. V_{Rhth} vs T_j




Figure 17. V_{Rlth} vs T_i




Figure 18. V_{whth} vs T_i




Figure 19. V_{wlth} vs T

Vwlth (% Vo_ref) 50 Vs= 5.6V to 31V 40 30 20

Tj(°C)

125

GAPGMS00069

Figure 20. I_{cr} and I_{cwc} vs T_j




Figure 21. I_{dr} and I_{cwd} vs T

10

0 -50




Figure 22. T_{wop} vs T






Figure 23. PSRR



2.5 Test circuit and waveforms plot

2.5.1 Load regulation

Figure 24. Load regulation test circuit







Figure 25. Maximum load variation response


3 Application information

Figure 26. L4995 application schematic⁽¹⁾



1. The input capacitor Cs > 200nF is necessary for the smoothing of line disturbances. The output capacitor C01 > 100nF is necessary for the stability of the regulation loop. In order to dampen output voltage oscillations during high load current surges, it is recommended an additional electrolytic capacitor C02 > 10µF to be placed at the output pin.

Figure 27. Stability region⁽¹⁾





 The curve which describes the minimum ESR is derived from characterization data on the regulator with connected ceramic capacitors which feature low ESR values (at 100 kHz). Any capacitor with further lower ESR than the given plot value must be evaluated in each and every case.

3.1 Voltage regulator

Voltage regulator uses a p-channel transistor as a regulating element. With this structure, very low dropout voltage at current up to 500mA is obtained. The output voltage is regulated up to transient input supply voltage of 40V. No functional interruption due to over-voltage pulses is generated. A short circuit protection to GND is provided.

The voltage regulator is active when E_n is high.





3.2 Reset

The reset circuit supervises the output voltage V_o . The V_{o_th} reset threshold is defined with the in-ternal reference voltage and a resistor output divider. If the output voltage becomes lower than V_{o_th} then R_{es} goes low with a reaction time t_{rr} . The reset low signal is guaranteed for an output voltage V_o greater than 1V.

When the output voltage becomes higher than V_{o_th} then R_{es} goes high with a delay t_{rd} . This delay is obtained by an internal oscillator.

The oscillator period is given by:

Equation 1

$$T_{osc} = [(V_{Bhth}-V_{Rlth}) \times C_{tr}] / I_{cr} + [(V_{Bhth}-V_{Rlth}) \times C_{tr}] / I_{dr}$$

where:

Icr:is an internally generated charge current

Idr: is an internally generated discharge current

 $\mathbf{V_{Rhth}}$, $\mathbf{V_{Rlth}}$: are two voltages defined with the output voltage and a resistor output divider

Ctr:is an external capacitance.


t_{rd} is given by:

Equation 2

$$t_{rd} = (V_{Rhth} \times C_{tr})/I_{cr} + 3 \times T_{osc}$$

Reset is active when E_n is high.

Figure 29. Reset timing diagram



3.3 Watchdog


A connected microcontroller is monitored by the watchdog input W_i . If pulses are missing, the Reset output pin is set to low. The pulse sequence time can be set within a wide range with the external capacitor, C_{tw} . The watchdog circuit discharges the capacitor C_{tw} , with the constant current lcwd. If the lower threshold V_{wlth} is reached, a watchdog reset is generated. To prevent this the microcontroller must generate a positive edge during the discharge of the capacitor before the voltage has reached the threshold V_{wlth} . In order to calculate the minimum time t, during which the micro-controller must output the positive edge, the following equation can be used:

Equation 3

$$(V_{whth}-V_{wlth}) \times C_{tw} = I_{cwd} \times t$$

Every W_i positive edge switches the current source from discharging to charging. The same happens when the lower threshold is reached. When the voltage reaches the upper threshold, V_{whth} , the current switches from charging to discharging. The result is a saw-tooth voltage at the watchdog timer capacitor C_{tw} .


Figure 30. Watchdog timing diagram



4 Package and PCB thermal data


4.1 PowerSSO-12 thermal data

Figure 31. PowerSSO-12 PC board⁽¹⁾



^{1.} Layout condition of R_{th} and Z_{th} measurements (PCB: Double layer, Thermal Vias, FR4 area= 77mm x 86mm,PCB thickness=1.6mm, Cu thickness=70μm (front and back side) Thermal vias separation 1.2 mm, Thermal via diameter 0.3 mm +/- 0.08 mm, Cu thickness on vias 0.025 mm, Footprint dimension 4.1 mm x 6.5 mm).

Figure 32. $R_{thj-amb}$ vs PCB copper area in open box free air condition






Figure 33. PowerSSO-12 thermal impedance junction ambient single pulse

Equation 4: pulse calculation formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp} (1 - \delta)$$
 where $\delta = t_P/T$

Figure 34. Thermal fitting model of Vreg in PowerSSO-12





Table 9. PowerSSO-12 thermal parameter

Area/island (cm ²)	Footprint	2	8
R1 (°C/W)	0.45		
R2 (°C/W)	1.79		
R3 (°C/W)	7		
R4 (°C/W)	10	10	9
R5 (°C/W)	22	15	10
R6 (°C/W)	26	20	15
C1 (W.s/°C)	0.001		
C2 (W.s/°C)	0.0022		
C3 (W.s/°C)	0.05		
C4 (W.s/°C)	0.2	0.1	0.1
C5 (W.s/°C)	0.27	0.8	1
C6 (W.s/°C)	3	6	9


4.2 PowerSSO-24 thermal data

Figure 35. PowerSSO-24 PC board⁽¹⁾



Layout condition of R_{th} and Z_{th} measurements (PCB: Double layer, Thermal Vias, FR4 area= 77mm x 86mm,PCB thickness=1.6mm, Cu thickness=70μm (front and back side) Thermal vias separation 1.2 mm, Thermal via diameter 0.3 mm +/- 0.08 mm, Cu thickness on vias 0.025 mm, Footprint dimension 4.1 mm x 6.5 mm).

Figure 36. R_{thj-amb} vs PCB copper area in open box free air condition






Figure 37. PowerSSO-24 thermal impedance junction ambient single pulse

Equation 5: pulse calculation formula

$$\begin{split} Z_{TH\delta} &= R_{TH} \cdot \delta + Z_{THtp} (1 - \delta) \\ \text{where } \delta &= t_P / T \end{split}$$






Table 10. PowerSSO-24 thermal parameter

Area/island (cm ²)	Footprint	2	8
R1 (°C/W)	0.45		
R2 (°C/W)	1.79		
R3 (°C/W)	6		
R4 (°C/W)	7.7		
R5 (°C/W)	9	9	8
R6 (°C/W)	28	17	10
C1 (W.s/°C)	0.001		
C2 (W.s/°C)	0.0022		
C3 (W.s/°C)	0.025		
C4 (W.s/°C)	0.75		
C5 (W.s/°C)	1	4	9
C6 (W.s/°C)	2.2	5	17

5 Package and packing information

5.1 ECOPACK®

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

Figure 39. PowerSSO-12 package dimensions D hx45° **SEATING** PLANE ddd 12 0,25 mm GAUGE PLANE С

Table 11. PowerSSO-12 mechanical data

Ob a l	Millimeters			
Symbol	Min.	Тур.	Max.	
А	1.250		1.620	
A1	0.000		0.100	
A2	1.100		1.650	
В	0.230		0.410	
С	0.190		0.250	
D	4.800		5.000	
E	3.800		4.000	
е		0.800		
Н	5.800		6.200	
h	0.250		0.500	
L	0.400		1.270	
k	$O_{\overline{o}}$		8 <u>°</u>	
X	2.200		2.800	
Y	2.900		3.500	
ddd			0.100	

5.2 PowerSSO-24 mechanical data

Figure 40. PowerSSO-24 package dimensions




Table 12. PowerSSO-24 mechanical data⁽¹⁾⁽²⁾

Oh a l	Millimeters				
Symbol	Min.	Тур.	Max.		
A			2.45		
A2	2.15		2.35		
a1	0		0.10		
b	0.33		0.51		
С	0.23		0.32		
D(3)	10.10		10.50		
E ⁽³⁾	7.40		7.60		
е		0.8			
e3		8.8			
F		2.3			
G			0.1		
G1			0.06		
Н	10.1		10.5		
h			0.4		
k	0°		8°		
L	0.55		0.85		
0		1.2			
Q		0.8			
S		2.9			
Т		3.65			
U		1			
N			10º		
Х	4.1		4.7		
Y	6.5 4.9 ⁽⁴⁾		7.1 5.5 ⁽⁴⁾		

^{1.} No intrusion allowed inwards the leads.

^{2.} Flash or bleeds on exposed die pad shall not exceed 0.4 mm per side

[&]quot;D and E" do not include mold Flash or protusions. Mold Flash or protusions shall not exceed 0.15 mm.

^{4.} Variations for small window leadframe option.

5.3 PowerSSO-12 packing information

Figure 41. PowerSSO-12 tube shipment (no suffix)






Figure 42. PowerSSO-12 tape and reel shipment (suffix "TR")





30/35 Doc ID 13103 Rev 12

5.4 PowerSSO-24 packing information

Figure 43. PowerSS0-24 tube shipment (no suffix)







Revision history L4995

6 Revision history

Table 13. Document revision history

Date	Revision	Changes
26-May-2006	1	Initial release.
05-Jan-2007	2	L4995A and L4995R versions added: Features section updated and table added. Table 1 updated. Table 5: General, Watchdog Iwi entry updated. Figure 2: Block diagram of L4995A and Figure 3: Block diagram of L4995R added. Table 2: Pins descriptions updated. Table 2: Pins descriptions updated. List of tables and List of figures added. Packaging information provided in new format. Table 11: PowerSSO-12 mechanical data X and Y values updated. Some sections reformatted for clarity. New disclaimer added.
18-May-2007	3	Updated <i>Table 2: Pins descriptions</i> . Updated <i>Figure 4: Pins configurations (L4995)</i> . <i>Table 1: Device summary</i> changed title.
09-Jul-2007	4	Updated Table 2: Pins descriptions.
09-Aug-2007	5	Updated Table 2: Pins descriptions. Updated Table 12: PowerSSO-24 mechanical data.

L4995 Revision history

Table 13. Document revision history (continued)

Date	Revision	Changes
07-Dec-2007	6	Updated Section 2.2: Thermal data: - corrected note changing single layer with double layer. Updated Table 5: General: - changed I _{short} typ. value from 750 to 800 mA - added I _{short} max. value - changed I _{lim} typ. value from 820 to 900 mA - added I _{lim} max. value - added I _{lim} note - added I _{lim} note - added I _{qn_1} typ. value from 110 to 90 μA - added I _{qn_1} max. value - added I _{qn_250} max. value - added I _{qn_150} max. value - changed I _{qn_250} typ. value from 1.2 to 1 mA - added I _{qn_500} max. value - changed I _{qn_500} max. value - changed I _{qn_500} max. value Updated Table 6: Reset: - changed V _{Rith} parameter definition from "Reset timing low" to "Reset delay circuit low threshold" - changed V _{Rith} parameter definition from "Reset timing high" to "Reset delay circuit high threshold" - added T _{rd} min. and max. values Updated Table 7: Watchdog: - added I _{qn} max value Updated Table 8: Enable: - changed Pull down current symbol from R _{En to} I _{En} - changed P _{En} typ. value from 2.5 to 10 μA - added Section 2.4: Electrical characteristics curves. Added Section 4: Package and PCB thermal data
03-Oct-2008	7	Updated PowerSSO-24 information: - changed Figure 40: PowerSSO-24 package dimensions - changed Table 12: PowerSSO-24 mechanical data.
19-Mar-2009	8	Updated Table 4: Thermal data
19-May-2009	9	Updated <i>Table 2: Pins descriptions</i> . Updated <i>Figure 4: Pins configurations (L4995)</i> – Changed GND to substrate

Revision history L4995

Table 13. Document revision history (continued)

Date	Revision	Changes
24-Jun-2009	10	Table 12: PowerSSO-24 mechanical data: - Deleted A (min) value - Changed A (max) value from 2.50 to 2.45 - Changed A2 (max) value from 2.40 to 2.35 - Updated K row - Changed L (min) value from 0.6 to 0.55 - Changed L (max) value from 1 to 0.85
12-Jul-2010	11	Added Figure 27: Stability region ⁽¹⁾ .
09-Mar-2012	12	Added footnote in Table 3: Absolute maximum ratings.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2012 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

